

Abdullah Fialah

Q1] Select the correct answer (45 points, 3 points each):

- 1) What is the number represented of the binary words ~~10010010~~, assuming the representation is in Two's complement

A. -110

B. 110

C. -109

D. -108

E. None

$$\begin{array}{r}
 10010110 \\
 + 1 \\
 \hline
 01101110 \\
 \underline{- 64} \quad \underline{+ 16} \quad \underline{- 8} \\
 64 \quad 16 \quad 8 \\
 \hline
 96
 \end{array}$$

- 2) The number $(161)_{10}$ is equivalent to:

A. $(11)_{16}$

B. $(1A)_{16}$

C. $(A1)_{16}$

D. $(AA)_{16}$

E. None

$$\begin{array}{r}
 161 \\
 1 \times 16^0 + 1 \times 16^1 \\
 \hline
 16 \\
 10 \times 16^0 + 10 \times 16^1 \\
 \hline
 100 \\
 1 \times 16^0 + 1 \times 16^1 \\
 \hline
 10
 \end{array}$$

- 3) The number $(55)_8$ is equivalent to:

A. $(2D)_{16}$

B. $(D2)_{16}$

C. $(B1)_{16}$

D. $(1B)_{16}$

E. None

$$\begin{array}{r}
 55 \\
 2 \quad 13 \\
 \hline
 2 \quad 13
 \end{array}$$

A	10
B	11
C	12
D	

- 4) Using BCD code, when a computer adds $(01001001)_2 + (10000000)_2$ the result of this addition:

A. is a correct BCD number.

B. must be corrected by adding $(00000110)_2$.

C. must be corrected by adding $(01100000)_2$.

D. must be corrected by adding $(01100110)_2$.

E. is wrong and can't be corrected.

F. None

$$\begin{array}{r}
 01001001 \\
 + 10000000 \\
 \hline
 11001001 \\
 8421 \quad 8421 \\
 + 01100000 \\
 \hline
 01100000
 \end{array}$$

- 5) Even parity is:

A. an extra bit added to make the total number of ones even to detect odd number of errors.

B. an extra bit added to make the total number of ones even to detect even number of errors.


$$\begin{array}{r}
 287 \\
 2 \quad 16 \\
 160 \quad 1
 \end{array}$$

- C. an extra bit added to make the total number of ones odd to detect odd number of \times errors.
- D. an extra bit added to make the total number of ones odd to detect even number of \times errors.
- E. an extra bit added to make the total number of ones even to detect any number of \times errors.
- 6) Given $F(x, y, z) = \prod(0, 3, 4, 7)$, and G is the complement of F , then:
- A. $G(x, y, z) = \sum(0, 1, 2, 3, 5, 7)$
- B. $G(x, y, z) = \prod(0, 3, 4, 7) \times$
- ~~C. $G(x, y, z) = \sum(1, 2, 5, 6)$~~
- D. $G(x, y, z) = \sum(0, 3, 4, 7)$
- E. None
- $\Sigma \quad (1, 2, 5, 6)$
 $\prod (0, 3, 4, 7)$
 $F' = \prod (1, 2, 5, 6)$
 $\sum (0, 3, 4, 7)$

- 7) The binary value of $S_4 S_3 S_2 S_1 S_0$ in the circuit beside is

- A. 10001
~~B. 01110~~
~~C. 10000~~
~~D. 01001~~
E. None

$$\begin{array}{r}
 10100 \\
 + 0100 \\
 \hline
 1110
 \end{array}
 \quad
 \begin{array}{r}
 1010 \\
 + 0100 \\
 \hline
 1110
 \end{array}
 \quad
 \begin{array}{r}
 10100 \\
 + 0100 \\
 \hline
 10000
 \end{array}$$



- 8) What is the result of Boolean expression simplification for $(B \oplus C) + (AB)'(A' + C')'$

- ~~A. B \oplus C~~
B. $A \oplus C$
C. $(B \oplus C)'$

$$B'C + BC + A'B + AC$$

~~$B'C + BC + AA' + ACB$~~

3

$$B'C + BC + A'B + AC$$

$$CB' + BC'$$

$$B'C (1 + A) + BC$$

$$B'C + BC$$

D. $(A \oplus B)'$

E. None

9) In the shown K-map, the essential prime implicant is

A. AC

B. CD

C. A'D

D. A'C'

E. None

		CD	AB	00	01	11	10
		AB	00	1	X	1	X
		AB	01	1	X	1	X
		AB	10			1	X
		AB	11			X	X

10) The output Y of the circuit computes

A. the sum bit of a full adder



B. the carry bit of a full adder

C. the complement of A

D. Complement of B

E. None

$y_0 \quad y_3 \quad A \quad B$



$$\begin{array}{ccccc} & 0 & 0 & 1 & 1 \\ \oplus & 0 & 1 & 0 & 0 \\ \hline & 0 & 1 & 1 & 1 \end{array}$$

$$\begin{array}{ccccc} & 0 & 0 & 1 & 1 \\ \oplus & 0 & 1 & 0 & 0 \\ \hline & 0 & 1 & 1 & 1 \end{array}$$

$A \oplus B = 4$

Sum

Carry

$$\begin{array}{c} 00 \\ 11 \\ + \\ 10 \\ \hline 01 \end{array}$$

11. Which function F is implemented by using this 4X1 Multiplexer

A. $F(x, y, z) = \sum(0, 3, 4, 5)$

B. $F(x, y, z) = \sum(1, 3, 6, 7)$


C. $F(x, y, z) = \sum(1, 2, 6, 7)$

D. $F(x, y, z) = \sum(1, 2, 5, 7)$

E. None

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

1, 2, 6, 7



$\Sigma(1, 2, 6, 7)$

$\Sigma(1, 2, 6, 7)$

12. Implementation of full adder with two half adders and an ___ gate



A. OR

B. NOR

C. XOR

D. XNOR

E. None



13. For the function F, the minimum product of sums expression

A. $F = w'x + w'y' + xy'z'$

B. $F = x'y + wx' + wz + wy$


C. $F = (x + y')(w' + x)(w' + z')(w' + y')$

D. $F = (w + x')(w + y)(x' + y + z)$

E. None

wx'

yz'




$$= y'w' + w'x + yz'x$$

$$(w+x') \cdot (z+w) \cdot (y+w) \cdot (y+x')$$

$$(y+w + w+x' + y+z+x')$$



14. For the shown Demux, the Boolean function is

- A. $F = x' y' z + x y z$
- B. $F = x' y z + x y z$
- C. $F = x y' z + x y z$
- D. $F = x y' z' + x y z$
- E. None



15. For the shown circuit the function F is

- A. $F = X \text{ AND } Y$
- B. $F = X \text{ OR } Y$
- C. $F = X \text{ XOR } Y$
- D. $F = X \text{ XNOR } Y$
- E. None



P_t escessivo di

$E = P_t + P_{t0}$

										P_{t0}	P_t
X	X	X	X	X	X	X	X	X	X	P_{I_6}	P_{I_5}
X	X	X	X	X	X	X	X	X	X	P_{I_4}	P_{I_3}
X	X	X	X	X	X	X	X	X	X	P_{I_2}	P_{I_1}
15	14	13	12	11	10	9	8	7	6	P_{I_0}	3

Diagram showing circled 'x' marks at (14,15), (13,14), (13,15), (12,14), (12,15), (11,14), (11,15), (10,14), (10,15), (9,14), (9,15), (8,14), (8,15), (7,14), (7,15), (6,14), (6,15).

Handwritten notes:

- Top right: $P_{t0} \text{ or } P_t$, $P_t \text{ escessivo di}$, $E = P_t + P_{t0}$
- Bottom left: P_{I_6} , $(11,15)$, $(13,15)$, $(13,14)$, $(12,15)$, $(12,14)$, $(11,15)$, $(11,14)$, $(10,15)$, $(10,14)$, $(9,15)$, $(9,14)$, $(8,15)$, $(8,14)$, $(7,15)$, $(7,14)$, $(6,15)$, $(6,14)$.
- Bottom right: P_{I_1} , $(11,15)$, $(11,14)$, $(10,15)$, $(10,14)$, $(9,15)$, $(9,14)$, $(8,15)$, $(8,14)$, $(7,15)$, $(7,14)$, $(6,15)$, $(6,14)$, $(5,15)$, $(5,14)$, $(4,15)$, $(4,14)$, $(3,15)$, $(3,14)$, $(2,15)$, $(2,14)$, $(1,15)$, $(1,14)$, $(0,15)$, $(0,14)$.
- Bottom center: $\neg h$
- Bottom right corner: 2

Q2] 18 points

Simplify using QM Tabulation method the following function

$$F(A,B,C,D) = \sum m(0,1,2,3,5,7,8,10,14,15)$$

$$\begin{aligned} 0 &= 0000 \\ 1 &= 0001 \\ 2 &= 0010 \\ 3 &= 0011 \\ 5 &= 0101 \\ 7 &= 0111 \\ 8 &= 1000 \\ 10 &= 1010 \\ 14 &= 1110 \\ 15 &= 1111 \end{aligned}$$


$\checkmark 0$	0000	$(0,1)$	000-	$(0,2,1,3)$	00--
$\checkmark 1$	0001	$(0,2)$	00-0	$(0,2,2,3)$	00--
$\checkmark 2$	0010	$(0,8)$	-000	$(0,2,8,10)$	-0-0
$\checkmark 3$	0011			$(0,8,2,10)$	-0-0
$\checkmark 5$	0101	$(1,3)$	00-1		
$\checkmark 6$		$(1,5)$	0-01	$(1,3,5,7)$	0--1
$\checkmark 10$	1010	$(2,3)$	00-1	$(2,3,5,7)$	0--1
$\checkmark 7$	0111	$(2,10)$	10-0		
$\checkmark 14$	1110				
15	1111				

$$\begin{aligned} PI_1 &= 000- \quad (0,1) \\ PI_2 &= 0-01 \quad (1,5) \\ PI_3 &= 01-1 \quad (5,7) \\ PI_4 &= 1-10 \quad (10,14) \\ PI_5 &= \cancel{1111} \quad (7,15) \\ PI_6 &= \cancel{111-} \quad (14,15) \end{aligned}$$

$\xleftarrow{\text{Compl}}$

Q3] 12 points

For the shown logic diagram, determine for each input combination of X, Y and Z the value of each output, Y7 through Y0.



X	Y	Z	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	1	0
1	1	0	0	0	0	0	0	0	0	1
1	1	1	0	0	0	0	0	0	0	1

X	Y	Z	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0
2	0	1	0	0	0	0	1	0	0	0
3	0	1	0	0	0	0	0	0	0	0
4	1	0	0	0	0	0	0	0	0	0
5	1	0	0	0	0	0	0	0	0	0
6	1	1	0	0	0	0	0	0	0	0
7	1	1	1	0	0	0	0	0	0	0

Q4] 10 points

Many offices and buildings use combination locks to control entry. As the design engineer of the *Wonderful Door Security Company*, you are asked to implement a door security system by using a card reader. There are four inputs to the card reader: inputs X , Y , and Z are used to validate the correct door code, and input V is used to check if the card reader is still valid. After the card reader is being read by the system, there are three outputs to this system: alarm (A), door open (D), and Error (E). Door (D) will only open when the decimal value of the binary inputs (x, y, z) is odd (عمردی) AND the card reader is valid. The Error (E) signal goes on when the code on the card is correct (i.e. decimal value equal to odd) but the card is no longer valid. Finally, the alarm (A) will trigger when the code is incorrect (i.e. decimal value equal to even). Derive the truth table only when the code is incorrect (i.e. decimal value equal to even).

valid $V=1$
invalid $V=0$

	x	y	z	V	even	valid	D	A	E
6	0	0	0	0	1	1	0	0	0
1	0	0	0	1	0	0	0	1	0
2	0	0	1	0	1	0	1	0	0
3	0	0	1	1	0	1	0	1	0
4	0	1	0	0	0	0	1	0	0
5	0	1	0	1	1	0	0	0	0
6	0	1	1	0	0	1	0	0	0
7	1	0	0	0	1	0	0	0	0
8	1	0	0	1	0	1	0	0	0
9	1	0	1	0	0	0	1	0	0
10	1	0	1	1	0	0	0	1	0
11	1	1	0	0	1	0	0	0	0
12	1	1	0	1	0	1	0	0	0
13	1	1	1	0	1	0	0	0	0
14	1	1	1	1	0	1	1	0	0
15	1	1	1	1	1	1	0	0	0


$D \Rightarrow$ odd and valid $V=1$

$A \Rightarrow$ even

$E \Rightarrow$ odd and invalid $V=0$

Q5] 15 points

For the system shown in the following figure



1. (5 points) Write a Verilog HDL code to describe the module mux4x1
2. (4 points) Write a Verilog HDL code to describe the module mux2x1
3. (6 points) Write a Verilog HDL code to describe the whole system structurally from its subsystems

```

⑤ module mux4x1 (I0, I1, I2, I3, S0, S1, w1)
    input I0, I1, I2, I3;
    output w1;
    reg w1; w1 as S0 or S1
    always @ (I0 or I1 or I2 or I3)
        if (S1 == 0 & S2 == 0)
            w1 = I0;
        else
            if (S1 == 0 & S2 == 1)
                w1 = I1;
            else
                if (S1 == 1 & S2 == 0)
                    w1 = I2;
                else
                    if (S1 == 1 & S2 == 1)
                        w1 = I3;
endmodule

```

(2)

module mux2x1 (w₁, w₂, s₂, output)input w₁, w₂, s₂ ;

output output ;

reg output ;

always @ (w₁ or w₂ or s₂)if (s₂ == 0)output = w₁ ;

OK

else

if (s == 1)

output = w₂ ;

end module ;

(3)

module system (I, S, w₁, w₂, output)

input [7:0] I ;

input [2:0] S ;

output w₁, w₂ ;

output output ;

mux4x1 M (I[0], I[1], I[2], I[3], S[0], S[1], w₁) ;mux4x1 M₂ (I[4], I[5], I[6], I[7], S[0], S[1], w₂) ;mux2x1 M₃ (w₁, w₂, S[2], output) ;

end module

OK